Introduction
Recently, low speed, low power, low cost and low complexity wireless transceivers have drawn much attention as future transceiver technology trends. IEEE specifies several low power standards such as Bluetooth 802.15.1 and ZigBee 802.15. 4 , which operate at the unlicensed ISM band of 2.4 GHz with output power of 0 dBm [1] . The transceivers for these standards require very small current dissipation. In the transmitter chain, the driver amplifier (DA) is the last and the highest power consuming block, since it has to drive sufficient RF signal to the antenna [2] . Another critical factor of the DA is linearity. In general the linearity requirements for amplifiers can be satisfied by either employing a linearly operating output stage or by applying linearization techniques to nonlinear-high efficiency amplifiers. Linearization techniques are usually adopted in high output power, complex, and expensive RF systems, which are not suitable for low power, low cost, and low complexity transmitters. Linearization technique based systems require various adjustments and become less effective as device characteristics change with temperature and output power [2] , and the additional power dissipated by the linearization circuit becomes an issue. Hence, for low power, low cost and inexpensive transceiver applications, employing a linearly operating class A amplifier is an appropriate choice. However, class A amplifiers typically have poor efficiency [3] . Several studies [4] - [7] have documented attempts to reduce the DC power of the DA; nevertheless, the efficiency is still poor. A CMOS amplifier with harmonic tuned class of operation is one of the most effective ways to realize high efficiency for low power linear modulation systems [8] . There are few reports on CMOS low-power, high efficiency amplifiers which are based on a different class of operation from the tuned topologies. This work presents a linearly operating class A amplifier with reduced DC bias current while providing high output RF power, which equates with high drain efficiency and PAE.
Circuit Design
For low power applications, power consumption, integration and complexity are the main considerations for choosing the circuit schematic of the constituent blocks for the transmitter. Therefore, a single-ended DA is preferred to decrease power consumption [9] . And, due to their simple configuration and absence of DC current, passive mixers are widely adopted [9] , [10] . However, because of the power conversion loss of the passive mixer, to obtain sufficient gain, linearity, and RF power at the antenna, the DA should cover the mixer gain loss as well as the remaining power gap to the antenna. Therefore, DAs are typically designed with two stages. A simplified schematic of a conventional DA is shown in Fig. 1 , where the DA consists of two stages: gain and output stages. In Fig. 1 , the gain stage uses a conventional cascode topology to achieve high gain, good reserve, and small Miller capacitance, and to retain stability [2] . Also, the inductive-load is used to decrease the amount of current needed to drive large capacitances at the input of the output stage [2] . The output stage adopts a common source topology for higher voltage headroom at the output signal, providing high linearity. The efficiency and output power for an amplifier operating in class A, AB, B, or C, are given by [2] 
where V DD is the supply voltage,  the conduction angle of the drain current (class A:  is 2), V Dsat the pinch-off voltage (knee voltage), and I M the maximum drain current of the input transistor. In (1), while V DD and V Dsat are technology dependant, reducing the conduction angle  increases efficiency, at the expense of reduced output power as described in (2). However, reducing the conduction angle leads to more serious drawbacks, because it not only reduces the output power but also the linearity and gain of the amplifier [2] . Before addressing this issue, the required DC current to provide specific output RF power is studied. For example, with the output RF signal delivered into a 50 Ohm antenna, the output RF power can be expressed as [11] :
where I pp is the peak to peak RF current and R load is the antenna impedance (50 Ohm). If the required output power into the 50 Ohm antenna is 0 dBm, the RF peak to peak current is:
To provide such output RF current, the required DC bias current for a class A amplifier should be at least half of I pp . Hence, the DC bias current should be I pp /2=6.3 mA. Fig. 2 shows a simplified schematic of the DA proposed in this work, where a current reuse output stage is proposed in order to reduce the DC current without sacrificing other performances such as gain and linearity. As can be seen in Fig. 2 , the output amplifier consists of two common source amplifiers configured in parallel, and each amplifier can provide half of the required output current. Therefore, the DC bias for each amplifier is I pp /4, and as a result, the DC bias can be reduced by half in comparison to that of the conventional topology. Fig. 2 Proposed current reuse DA. In Fig. 2 , the two transistors M 1 and M 2 utilize the same DC current from a 1.8 V supply but are AC separated by capacitor C ac . The two transistors work as two separated common source amplifiers, which will provide twice as much current into the load but will dissipate the current of only one amplifier. Fig. 3 shows the bias circuit for the output amplifier. Transistor M 1 in Fig. 2 is currentmirrored by the current source M 0 in the bias circuit shown in Fig. 3 . The gate of M 1 is about 0.68 V. The gate of M 2 is biased at 1.8 V. In Fig. 2 , the first stage of the DA is biased at 1.5 mA while the second stage is biased at 3 mA. The gate widths of the output stage's transistors were determined to be 80um. The values of inductors L 1 , L 2 , and L 3 are 3.7, 2.8 and 2.8 nH, respectively, whereas L g and L s are, respectively, off-chip and bonding wire inductors. As can be seen in Fig. 2 , the trade-off of the proposed DA is an additional inductor, which will increase the chip size. The fabricated chip shows an approximately 30 % size increase. However, the efficiency improvement makes the additional expense acceptable. The DA uses three on-chip inductors.
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Measurements
The DA is fabricated in a 0.18 μm CMOS process. As can be seen in Fig. 2 , the input of the DA is matched to 50 Ohm using the off-chip inductor L g , and the output is directly connected to 50 Ohm by AC coupling capacitors C 2 and C 3 . The measured S-parameters of the DA are Fig. 4 . The gain (S21) is 16 dB and the inputoutput isolation is more than 35 dB at the operating band. As shown in Fig. 4 , S21 experiences an additional peaking at around 2.8 GHz which can be explained by additional resonance at the output caused by several inductors and capacitors on-chip and off-chip including the bonding wire. However, this additional peaking gain is sufficiently far from the band of interest, and thus does not affect the DA's performance. Fig. 5 shows the measured gain versus input power where the measured gain is 16 dB and drops 1 dB when the input power is -11 dBm. The IIP3 measurement results are presented in Fig. 6. In Fig. 6 , the two fundamental tones of 2.405 and 2.4055 GHz are applied, and the IMD3 is captured at 2.406 GHz. The OP1dB and OIP3 are 4 and 15 dBm, respectively and the IMD3 level at OP1dB is -18 dBm. The IEEE 802.15.1 standard's spectrum mask specifies unwanted signal suppression of -20 dBc at ±500 KHz offset from the center frequency. Therefore, the proposed amplifier should operate at the back-off state, where the output power is 2-3 dB lower than the OP1dB. With 2 dBm output power, the IMD3 levels are under -24 dBm which satisfies the IEEE 802.15.1 standard. The output stage drain efficiency and PAE of the DA are shown in Fig. 7 . At 3 dBm output power the output stage drain efficiency and PAE are 31 and 20 %, respectively. Fig. 8 shows the fabricated DA's chip microphotograph with chip size of 0.8 mm 2 . Table 1 summarizes the measured performance of the proposed DA together with previously published results. In comparison with other designs, the proposed DA shows higher gain and output power with higher drain efficiency and PAE. 
Conclusion
A low power consumption DA is presented. The output power, gain, and efficiency trade-off of the linear amplifier are reviewed as background for the proposed solution. A novel current reuse DA structure is proposed. This structure helps to reduce the DC bias current and thereby improves the efficiency and PAE. In comparison with the state of the art amplifiers, the proposed DA shows superior performances with a minor trade-off of chip size increase. The DA implemented in 0.18 m CMOS shows 16 dB gain at 2.4 GHz and is able to drive 3 dBm to the antenna with an output stage drain efficiency of 31 % and a PAE of 20 %. Dissipating 4.5 mA from a 1.8 V supply, the DA's performance is quite good and it can be applied for low power wireless transmitters operating in the ISM band.
